RESEARCH ARTICLE

**OPEN ACCESS** 

# A 0.7 V 0.0017 mV/V CMOS Voltage Reference with No Amplifier

Yanfeng Bao

(Department of Electronic Engineering, JiNan University, Guangzhou 510632, China)

# Abstract:

A low-supply voltage, high-power supply rejection ratio (PSRR), low-line sensitivity (LS) CMOS voltage reference with no amplifier is presented in this paper. The low LS is realized by the supply voltage independent bias currents. The circuit only consists of CMOS transistors and a resistor, which will decrease the supply voltage and area. The proposed voltage reference is designed in the standard 0.18  $\mu$ m CMOS process. The simulation results show that the minimum power supply voltage is lower than 0.7 V. The temperature coefficient (TC) is 50 ppm/°C to 56 ppm/°C for a wide temperature range of -40°C to 130°C, while the power consumption is 4.35  $\mu$ W at 0.7 V. The simulated line sensitivity is 0.0017 mV/V at room temperature. Under the TT process corner, the simulated PSRR is -91.5 dB at 1 KHz when the supply voltage is 0.7 V.

## I. INTRODUCTION

As an essential building component in integrated circuits, voltage reference is widely used in A/D and D/A converters, phase locked loops [1] and so on. With the development of low power applications such as portable devices and wireless sensor networks [2, 3], low-voltage circuits have attracted considerable attention.

Voltagereferences[4-6] are implemented through Bipolar Junction Transistors (BJTs). However, since the turn-on voltage of the BJT is typically 0.7 V, a high power supply voltage is required. This does not meet the requirements of modern low voltage and low power consumption. In order to work out the problem, Yang *et al.* [7] exploit supply voltage boost to reduce power supply voltage, but charge-pump and digital control circuits increase the area and the power consumption.

There are no BJTs or boost circuits in [8-10], which use MOSFET-only to achieve low voltage and low power consumption. However, the current of the biasing circuits is so sensitive to the power supply voltage that it produces a very poor line

sensitivity (LS). Meanwhile, the junction leakage current may seriously affect the subthreshold characteristics of the MOSFETs[11], resulting in most nanowattsubthreshold voltage references only operate reliably over a limited temperature range. Therefore, high power consumption is required to obtain a wide temperature range and a low temperature coefficient (TC).

LS directly affects the power supply rejection ratio (PSRR) of the circuits, so it should be as small as possible [12]. To achieve a low LS voltage reference, amplifier is utilized in [13, 14] to increase the loop gain on the bias circuit. However, the amplifier consumes the voltage headroom. another method employs cascode stages [15], which increases the minimum supply voltage.

In this paper, in order to improve LS, we use negative feedback technique to obtain a current source which is independent of the voltage source.Through body-bias technique, a low TC voltage can be achieved.

## **II. PRINCIPLE OF THE PROPOSED VOLTAGE REFERENCE**

The principle of the voltage reference is shown in Fig. 1[9]. The voltage reference consists of current sources and three NMOS transistors operating in the subthreshold region. In such structure, when the MOSFET works in the sub-threshold region, the drain current  $I_D$  of the MOSFET is given by [12]

$$I_{D} = \mu C_{ox} \left( \eta - 1 \right) \left( \frac{W}{L} \right) V_{T}^{2} \exp^{\left( \frac{V_{CS} - V_{TH}}{\eta V_{T}} \right)} \left[ 1 - \exp\left( -\frac{V_{DS}}{V_{T}} \right) \right]$$
(1)

where  $\mu$  is the carrier mobility,  $C_{ox}$  is the gate-oxide capacitance,  $\eta$  is the sub-threshold slope factor, *W/L* is the transistor aspect ratio,  $V_T = K_B T / q$  is the thermal voltage,  $K_B$  is the Boltzmann constant, *T* is the absolute temperature, *q* is the elementary charge, and  $V_{TH}$  is the threshold voltage of the MOSFET,  $V_{GS}$  and  $V_{DS}$  are the gate-source voltage and drainsource voltage of the MOSFET, respectively. For  $V_{DS} \ge 4V_T$ , the current  $I_D$  is independent of  $V_{DS}$ ,thus the gate-source voltage of M3 can be approximated by

$$V_{GS,M3} = V_{TH,M3} + \eta V_T \ln \left[ \frac{I}{\mu C_{ox} \left( \eta - 1 \right) \left( \frac{W}{L} \right)_{M3} V_T^2} \right]. (2)$$

Since there is a body effect in M1, the threshold voltage of M1 can be expressed as [16, 17]

$$V_{TH} = V_{TH0} + \gamma \left( \sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right)$$
  
$$\approx V_{TH0} + (\eta - 1) V_{SB}$$
(3)

where  $V_{TH0}$  is the threshold voltage with zero body bias,  $\gamma$  is the body effect constant,  $\Phi_F$  is the Fermi potential and  $V_{SB}$  is the source-bulk voltage of M1.

Then, using (2) and (3), reference voltage  $V_{REF}$  can be acquired as

$$V_{REF} = V_{GS,M2} - V_{GS,M1}$$
  
=  $\gamma \left( \sqrt{2\phi_F} - \sqrt{2\phi_F + V_{REF} - V_{GS,M3}} \right) + \eta V_T \ln \frac{K_{M1}}{K_{M2}}$ (4)

where  $K_{M1}$  and  $K_{M2}$  are the aspect ratios of M1 and M2, respectively.

Furthermore, (4) can be rearranged as

$$V_{REF} = \Delta V_{GS}' + f \left( V_{GS,M3} \right) (5)$$

where 
$$\Delta V_{GS}' = \eta V_T \ln \left( K_{M1} / K_{M2} \right)$$
,  
 $f \left( V_{GS,M3} \right) = \left( \gamma \left( \gamma + 2\sqrt{2\phi_F} \right) / 2 \right)$   
 $-\gamma \sqrt{\gamma \left( (\gamma/4) + \sqrt{2\phi_F} \right) + 2\phi_F + \eta V_T \ln \left( K_{M1} / K_{M2} \right) - V_{GS,M3}}$ .

In view of the fact that the current source I is related to  $V_{DD}$ , we have

$$\frac{\partial V_{GS,M3}}{\partial V_{DD}} = \eta V_T \frac{\mu_n C_{ox} (\eta - 1) K_{M3} V_T^2}{I} \frac{\partial I}{\partial V_{DD}}$$

$$\times \frac{1}{\mu_n C_{ox} (\eta - 1) K_{M3} V_T^2}$$

$$= \frac{\eta V_T}{I} \frac{\partial I}{\partial V_{DD}}.$$
(6)

The PSRR can be evaluated by taking the derivative of (5) with respect to  $V_{DD}$  and inserting (6)

$$\frac{\partial V_{REF}}{\partial V_{DD}} = -\gamma \frac{-\frac{\partial V_{GS,M3}}{\partial V_{DD}}}{2\sqrt{\gamma(\frac{\gamma}{4} + \sqrt{2\phi_F}) + 2\phi_F + \eta V_T \ln \frac{K_{M1}}{K_{M2}} - V_{GS,M3}}}}{\eta V_T \frac{\partial I}{\partial V_{DD}}}$$

$$= \frac{\gamma}{I} \frac{\eta V_T \frac{\partial I}{\partial V_{DD}}}{2\sqrt{\gamma(\frac{\gamma}{4} + \sqrt{2\phi_F}) + 2\phi_F + \eta V_T \ln \frac{K_{M1}}{K_{M2}} - V_{GS,M3}}}.$$
(7)

From (7), we can find that the PSRR of the circuit mainly depends on the variation of I with  $V_{DD}$ . Therefore, in order to achieve high PSRR and low LS, a current source that is independent of the power supply should be considered.

[18] utilizes the difference in gate-source voltage of MOS transistors across the resistor R to obtain the bias current. Unfortunately, the variation of the current with the power supply voltage is relatively large due to the channel length modulation effects. In [9], a resistor-less bulk-driven current generator circuit is proposed. The bulk-driven MOS transistor is operated as a resistor in the deep triode region, which canachieve a nano-ampere current without increasing the chip area. However, since the MOS transistors operating in the subthreshold region have an asymmetric bias configuration,

the circuit is very sensitive to the supply voltage variations. So all of these current generators result in poor LS.

To obtain a current generator which is independent of  $V_{DD}$ , we use negative feedback technique [19] without amplifier and cascade stages.



Fig. 1Principle of the voltage reference

The schematic of the proposed voltage reference is illustrated in Fig.2. The circuit consists of startup circuit, current generator, output stage and body bias circuit. The start-up circuit helps the circuit get rid of the degeneracy point and enter the second steady state. TheMOSFETs MP1-MP5are operated in the saturation region, and MN1-MN5 work in the subthreshold region. Main section will be described in the following.



Fig. 2Schematic of the proposed voltage reference

### A. Current Generator

In the current generator, the negative feedback loop is composed of MN2, MN1, MP1, and MP3. Therefore, when the node voltage C rises with the power supply variation, the voltage of the node B drops, and then the node A rises. Since the negative feedback is greater than the positive feedback formed by MN1, MP1, MP2, the node C falls at last, and vice versa. In this way, it is guaranteed that the current flowing through the resistor R remains constant.

From Fig. 2.  $V_{GS,MN2}$  is the voltage across *R*. The current flowing through *R* can be described as  $I_R = V_{GS,MN2}/R$ . Due to  $(W/L)_{MP1} = (W/L)_{MP2} = (W/L)_{MP3}$ , we can get that the current flowing through *R* is approximately equal to the currents of transistor MN2 and MN1. The temperature dependence of threshold voltage can be expressed as [10]

$$V_{TH} = V_{TH0} - \delta \left( T - T_0 \right) (8)$$

where  $T_0$  is the reference temperature,  $\delta$  is the threshold temperature exponent. The nonlinear temperature dependence of mobility is  $\mu(T) = \mu(T_0)(T/T_0)^{-\alpha}$ , where  $\mu(T_0)$  is the carrier mobility at temperature  $T_0$ ,  $\alpha$  is the mobility temperature exponent about 1.5-2 [20].

Since  $V_{GS}$  decreases with temperature for any fixed drain current  $I_D$ , we can approximate write as [21]

$$V_{GS} = V_{GS0} - \beta \left( T - T_0 \right) \tag{9}$$

where  $\beta$  is positive quantity,  $V_{GS0}$  is the gate-source voltage at the temperature  $T_0$ .

Therefore, for  $V_{DS} \ge 4V_T$ , substituting the expressions (8) and (9) into (1), the expression of current flowing through MN2 can be got

$$I_{D,MN2} = \mu(T_0)T_0^2 C_{ox} \left(\eta - 1\right) \left(\frac{W}{L}\right)_{MN2} \frac{K_B^2}{q^2} \cdot \exp\left(\frac{\left(\delta - \beta\right)q}{\eta K_B}\right) \cdot \exp\left(\frac{m}{\eta T}\right).$$
(10)

Here,  $m = V_{GS0}-V_{TH0}+T_0$  ( $\beta$ - $\delta$ ) is a constant. When MN1 and MN2 are operated in the subthreshold region to reduce the minimum supply voltage. MP1-MP3 work in the saturation region to help reduce current mismatch. In addition, the negative feedback loop also ensures the constancy of the current when the supply voltage changes, the principle of which will be discussed below.



Fig. 3Small-signal equivalent model of the current generator

Fig. 3 shows the small signal model of the current generator. From Fig. 3, we can get the following expression according to Kirchhoff's current law

$$i_{c} = g_{mp1} \left( V_{DD} - V_{A} \right) = g_{mn1} V_{B} + \frac{V_{A}}{r_{on1}}, (11)$$

$$i_{a} = \frac{g_{mp2}}{g_{mp1}} i_{c} + \frac{V_{DD} - V_{B}}{r_{op2}} - g_{mn2} V_{C} = \frac{V_{B}}{r_{on2}}, (12)$$

$$i_{b} = \frac{g_{mp3}}{g_{mp1}} i_{c} + \frac{V_{DD} - V_{C}}{r_{op3}} = \frac{V_{C}}{R}. (13)$$

Through simultaneous equations (11)-(13), the relationship between  $i_c$  and  $V_{DD}$  can be expressed as



#### B. Output Stage

The output stage circuit is formed by MN3 and MN4 operating in the subthreshold region. With the body-bias technique, the threshold voltages of MN3 and MN4 are different. In this way, a low TC  $V_{REF}$  is obtained. Since the source-bulk voltage of MN3 is not zero, the body effect exists. Therefore, using the same derivation method used in expression (6) in Section 2, reference voltage  $V_{REF}$  becomes

$$V_{REF} = \Delta V_{GS}' + f \left( V_{GS,MN5} \right) (15)$$

B), the where 
$$\Delta V_{GS}' = \eta V_T \ln (K_{MN3}/K_{MN4})$$
,  
sed as  $f(V_{GS,MN5}) = (\gamma(\gamma + 2\sqrt{2\phi_F})/2)$   
(14)  $-\gamma \sqrt{\gamma((\gamma/4) + \sqrt{2\phi_F}) + 2\phi_F + \eta V_T \ln (K_{MN3}/K_{MN4}) - V_{GS,MN5}}$ ,

$$\frac{\frac{S_{mp1}S_{mn1}r_{op3} - S_{mp1}S_{mn1}r_{op2}}{(R + r_{op3})r_{op2}g_{mp1}}}{r_{op2}/r_{on2}} + g_{mn1}r_{op2}(g_{mn2}g_{mp3}r_{op3}R - g_{mp2}(R + r_{op3}))} V_{GS,MN5} = V_{TH,MN5} + \eta V_T \ln \frac{bI_{D,MN2}}{\mu(T_0)C_{ox}(\eta - 1)K_{MN5}V_T^2}$$

$$= \pi V_{L} \ln \frac{bK_{MN2}}{(R + r_{op3})} + (S_{L} - R)T + V_{L} + T_{L}(R - S) + V_{L}$$

where  $g_{mni}$  represents the transconductance of MNi,  $g_{mpi}$  represents the transconductance of MPi,  $r_{oni}$  represents the output resistance of MNi,  $r_{opi}$  represents the output resistance of MPi. From Expression (14), it is obvious that the sensitivity of  $i_c$  to  $V_{DD}$  is proportional to R and  $g_{mn2}$ . Consequently, the sizes of the resistor R and the transistor MN2 are appropriately adjusted to obtain a current source independent of  $V_{DD}$ . The current of the current generator is mirrored to the output stage through transistor MP4. As shown in Fig. 4, the current  $I_{MN3}$  of the output stage changes only 171 pAwhen the supply voltage changes 1.1 V.

$$= \eta V_T \ln \frac{bK_{MN2}}{K_{MN5}} + (\delta - \beta)T + V_{GS0} - V_{TH0} + T_0(\beta - \delta) + V_{TH,MN5}$$

where  $b=K_{MP5}/K_{MP2}$ , and  $K_{MP2}$ ,  $K_{MN3}$ ,  $K_{MN4}$ ,  $K_{MN5}$ ,  $K_{MP5}$  are the aspect ratios of MP2, MN3, MN4, MN5, and MP5, respectively.  ${}^{\Delta V'_{cS}}$  is the gate-source voltage difference between MN3 and MN4 when the substrate of MN3 is connected to ground and has a positive TC.  $V_{GS,MN5}$  and  $f(V_{GS,MN5})$  are a negative TC voltage because the slope of  $V_{TH,MN5}$  is larger than that of  $V_T$ . The two opposite TC voltages ( ${}^{\Delta V'_{cS}}$ ,  $f(V_{GS,M25})$ ) are combined together to generate a temperature-independent  $V_{REF}$ .

 $\frac{I_c}{V_{DD}} \approx$ 

By Simplifying (15), the output voltage  $V_{REF}$  can be got as

$$V_{REF} = A + BT - \gamma \sqrt{C} + BT - DT - E (16)$$
  
where  $A = \left(\gamma \left(\gamma + 2\sqrt{2\phi_F}\right)/2\right), B = \eta \frac{K_B}{q} \ln \left(\frac{K_{MN3}}{K_{MN4}}\right),$   
 $C = \gamma \left(\left(\gamma/4\right) + \sqrt{2\phi_F}\right) + 2\phi_F, D = \eta \frac{K_B}{q} \ln \frac{K_{MP5}K_{MN2}}{K_{MP2}K_{MN5}} - \beta,$   
 $E = \beta T_0 + V_{GS0,MN2}.$ 

According to (16), the first derivative of  $V_{REF}$  with temperature can be expressed as

$$\frac{\partial V_{REF}}{\partial T} = B - \gamma \frac{B - D}{2\sqrt{C + (B - D)T - E}}.$$
 (17)

Let  $\partial V_{REF} / \partial T = 0$ , we can get

$$T = \frac{\gamma^2 \left(B - D\right)}{4B^2} + \frac{E - C}{B - D}.$$
 (18)

By adjusting the  $K_{MN3}$ - $K_{MN5}$  properly, we can get a low TC voltage reference over a wide temperature range.

### **III.** SIMULATION RESULTS

Based on TSMC 0.18  $\mu$ m CMOS process, the pre-simulations and post layout simulations of proposed voltage reference have been finished. Fig. 5 shows the layout of the proposed voltage reference. The total layout area is 0.0067 mm<sup>2</sup>.



Fig. 5 Layout of proposed voltage reference

Fig. 6 shows the simulation results of the reference voltage versus temperature in the range of

-40 °C to 130 °C at different process corners. It is worth noting that the reference voltage has the same trend with temperature at different process corners. As described in Section 2, a low TC is achieved. We can get that the best TC is 50 ppm/°C at FS process corner, and the worst TC is 56 ppm/°C at SS process corner. The inset of Fig. 6 is the comparing between the pre-simulation and the postsimulation at the TT process corner, we can find that the difference between the pre-simulation and post simulation results is very small, so the design of circuit is reasonable.



Fig. 7 shows the simulated PSRR at different process corners when  $V_{DD}$  is 0.7 V. The highest PSRR is -101.5 dB at 1 KHz when process corner is FF. The worst PSRR is -82.6 dB at 1 KHz when process corner is SS. As mentioned earlier, through the negative feedback technique, the variation of current source with power supply voltage is very small (see Fig. 4). Therefore, Fig. 7 shows the result of (7), we can find that a high PSRR is obtained at different process corners. The inset of Fig. 7 shows the PSRR at FS Pre and FF Pre, respectively.



#### International Journal of Computer Techniques -- Volume 6 Issue 1, Jan - Feb 2019

The relationship between PSRR andfrequency under different supply voltages is presented in Fig. 8. We can see that an excellent PSRR is also exhibited at different supply voltages. For the supply voltage of 0.7 V, the simulated PSRR reaches -91.5 dB at 10 KHz. the simulated PSRR can reach -111.2 dB at 10 KHz when the supply voltage is 0.9 V.



The LS is defined as LS=  $(\Delta V_{REF}/\Delta V_{DD})$ . It can be found from (7) that LS and PSRR are related. When the LS is lower, a high PSRR can be implemented. So using negative feedback, we not only get an excellent PSRR but also obtain a low LS. As shown in Fig. 9, when the simulated supply voltage sweeps from 0.7 V to 1.8 V, the voltage reference only changes 1.9  $\mu$ V at TT process corner. Consequently, the LS can be calculated to be 0.0017 mV/V.



To guarantee correct function of the circuit against process variation and mismatch, Monte Carlo simulation is performed on 100 samples at room temperature and typical process corner, as shown in Fig. 10. It can be found that the mean value*u* of  $V_{REF}$  is 179.69 mV, the standard deviation  $\sigma$  is 3.64 mV. So the coefficient of variation ( $\sigma$ /u) is about 2.0%. By properly setting the size of the transistor and making the current mirrors MP1-MP5 operate in the saturation region, process variations and mismatches can be diminished.



The overall performance is compared between the proposed voltage reference and other voltage references. The results are showed in Table 1. The proposed circuit, Ref [10] and Ref [14] are based on simulation results, while Ref [9] is the measurement result. It can be noticed that the proposed reference has an excellent PSRR and low LS due to the negative feedback technique. Owing to no special device, voltage reference in this paper has a wider application.

## **IV. CONCLUSIONS**

A 0.7 V 0.0017 mV/V CMOS voltage reference without amplifier is designed in the standard 0.18 µm CMOS process. Low LS and high PSRR are achieved by using negative feedback technique. At  $V_{DD} = 0.7$  V, the simulated PSRR up to -91.5 dB at 10 KHz. Most of transistors operate in the subthreshold region, which reduce supply voltage and power consumption. Through body-bias technique, the TC of the reference voltage is improved. The proposed low-supply voltage high-PSRR low-LR voltage reference can be attractive in low-power battery-operated the electronic applications.

Table 1Comparison to other published voltage reference.

#### International Journal of Computer Techniques -- Volume 6 Issue 1, Jan - Feb 2019

Parameter	Proposed	Ref[9]	<b>Ref</b> [10]	Ref[14]	Unit
Year	2018	2015	2017	2016	
CMOS Technology	0.18µm	0.18µm	0.18µm	0.18µm	-
Supply voltage	0.7	0.45	0.6	0.75	V
$V_{REF}$	180	118.46	441	469	mV
Temperature Coefficient	52	63.6	25	18	ppm/□
Temperature range	-40-130	-40-125	-20-80	-40-125	
$\sigma/\mu$ (Monte Carlo)	2.0	0.6	6.6	2.2	-
PSRR	-91.5	-44.2	-44	-67	dB
Line regulation	0.0017	1.2	30	0.14	mV/V
Area	0.0067	0.012	0.0071	0.0053	$mm^2$
Verification methods	Simulation	Experimental	Simulation	Simulation	

#### REFERENCES

- Andreou, C.M., Koudounas, S., Georgiou, J.: 'A novel widetemperature-range, 3.9 ppm/°C CMOS bandgapreference circuit', IEEE
   J. Solid-State Circuits., 2012, 47, (2), pp. 574-581
- [2] Luo, S.C., Chiou, L.Y.: 'A sub-200-mV voltage-scalable SRAM withtolerance of access failure by self-activated bitline sensing', IEEE Trans.Circuits Syst. II, Express Briefs, 2010, 57, (6), pp. 440-445
- [3] Papotto, G., Carrara, F., Finocchiaro, A., et al.: 'A 90-nmCMOS 5-Mbps crystal-less RF-powered transceiver for wireless sensornetwork nodes', IEEE J. Solid-State Circuits., 2014, 49, (2), pp. 335-346
- [4] Zhou, Z., et al.: 'A 1.6-V 25-μA 5-ppm/°C curvature-compensated bandgap reference,' IEEE Trans. Circuits Syst.1.Reg.Papers, 2012, 59, (4), pp. 677-684
- [5] Jinghu, L., Xingbao, Z., Mingyan, Y.: 'A 1.2-V piecewise curvaturecorrected bandgap reference in 0.5 □m CMOS process', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, [21] 19, (6), pp. 1118-1122
- [6] Qingli, L., Wanling, D., Xiaoyu, M., et al.: 'A novel low line regulation voltage reference with no amplifier', Journal of Circuits, Systems, and Computers, 2018, 27, (10).
- [7] Yang, B.D.: '250-mV supply subthreshold CMOS voltage reference usinga low-voltage comparator and a charge-pump circuit', IEEE Trans. Circuits Syst. II, Express Briefs, 2014, 61, (11), pp. 850-854
- [8] Magnelli, L., Crupi, F., Corsonello, P., et al.: 'A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference', IEEE J. Solid-State Circuits., 2011, 46, (2), pp. 465-474
- [9] Yutao, W., Zhangming, Z., Jiaojiao, Z., et al.: 'A 0.45-V, 14.6-nW CMOS subthreshold voltage reference with no resistors and no BJTs', IEEE Trans. Circuits Syst. II, Express Briefs, 2015, 62, (7), pp. 621-625
- [10] Yuhua, L., Zhangming, Z.: 'A 0.6 V 31 nW 25 ppm/°C MOSFET-only sub-threshold voltage reference', Microelectronics Journal, 2017, 66, pp. 25-30
- [11] Jize, J., Wei, S., JosephS, C.: 'A 5.6 ppm/°C Temperature Coefficient,87-dB PSRR, Sub-1-V Voltage Referencein 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point', IEEE J. Solid-State Circuits., 2017, 52, (3), pp. 623-633
- [12] Zhangming, Z., Jin, H., Yutao, W.: 'A 0.45 V, Nano-Watt 0.033% Line Sensitivity MOSFET-Only Sub-Threshold Voltage Reference With no Amplifiers', IEEE Transactions on Circuits and Systems, I, Regular Papers, 2016, 63, (9), pp. 1370-1380
- [13] Yanhan, Z., Yirong, H., Yunling, L., et al.: 'An ultra-low-power CMOS voltage reference generator based on body bias technique', Microelectronics Journal, 2013, 44, (12), pp. 1145-1153
- [14] Caicedo, J.A.G., Mattia, O.E., Klimach, H., et al.: '0.75 V supply nanowattresistorless sub-bandgap curvature compensated CMOS voltage reference ', Analog IntegrCirc Sig Process, 2016, 88, (2), pp. 333-345
- [15] Yuanming, Z., Fei, L., Yajuan, Y.: 'A -115 dB PSRR CMOS bandgapreference with a novel voltage self-regulating technique', Proc. Int.

Conf. CICC, San Jose, CA, USA, Sept 2014, pp. 1-4

- 5] Allen, P.E., Holberg, D.R.: 'CMOS analog circuit design' (Oxford UniversityPress, USA, 2002)
- [17] Luo, H., Han, Y., Cheung, R.C.C., et al.: 'SubthresholdCMOS voltage reference circuit with body bias compensation for processvariation', IET Circuits Devices Syst., 2012, 6, (3), pp. 198–203
- [18] Ka Nang, L., Philip K. T, Mok.: 'A CMOS voltage reference based on weighted △VGS for CMOS low-dropout linear regulators', IEEE J. Solid-State Circuits., 2003, 38, (1), pp. 146-150
- [19] Dong, Z., Allen, P.E.: 'Low-voltage, supply independent CMOS bias circuit', Proc. Int. Conf. IEEE Circuits and Systems, Tulsa, OK, USA, Aug 2002, pp. 568-570
- [20] Zekun, Z., Peisheng, Z., et al.: 'A CMOS Voltage Reference Based on Mutual Compensation of Vtn and Vtp', IEEE Trans. Circuits Syst. II, Express Briefs, 2012, 59, (6), pp. 341-345
  - [21] Giustolisi, G., Palumbo, G., Criscione, M., et al.: 'A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs', IEEE Journal of solid-state circuits, 2003, 38, (1), pp. 151-154